The FastTracKer (FTK), a hardware dedicated processor, performs fast and precise online full track reconstruction at the ATLAS experiment, within an average latency of few dozens of microseconds. Before production of the final system for tracking in high-occupancy conditions with the best of available technology, we plan to use existing prototypes of the FTK hardware to exercise its functions in the ATLAS environment. We describe the "baby FTK", consisting of a few hardware elements implementing the first stages of the system, and discuss our plans to grow the system into a full-functionality FTK "vertical slice" covering a small projective wedge of the detector. We report on the performances and structure of the "baby FTK", including the pixel/strip hit clustering (clustering mezzanine), hit organization and distribution (EDRO) and the Associative Memory pattern recognition function. We describe briefly also the possible future evolution including the addition of the Track Fitter.
Figure 1: EDRO-AM Standard setup
We need to gain experience on the ATLAS TDAQ system and test the integration of the FTK functions in the exper-13 iment during this complex design effort, well before production. To understand the system issues and to develop the 14 needed control software, we plan early parasitic commissioning of a small proto-FTK, based on existing prototypes 15 and able to reconstruct tracks inside a narrow azimuthal slice (tower) of the detector. Parasitic commissioning means 16 that there will be no impact on normal ATLAS data taking, thanks to a duplicated additional output fiber provided for
17
FTK by the tracking front-end. The data flow check can be disabled on the FTK channels allowing ATLAS to take 18 data regardless of FTK status. The FTK output can be written to the calibration stream for off-line studies.
19
We call this proto-FTK a "vertical slice" because it will be small (operating on a slice of the detector) but functionally 20 complete from the detector inputs up to the track output available for the L2 CPUs.
21
The first elements tested together, in a standalone configuration, were prototypes developed for the SLIM5 collabora- 
24
The EDRO board is now able to receive on the FTK IM clustering mezzanine detector raw data on S-links. The
25
FTK IM can calculate the pixel and SCT cluster centroids. In the laboratory, initially, the detector data will be pro-26 duced by a "pseudo front-end" (a CPU). The clusters will be transferred to the AM board that finds low resolution 27 candidate tracks called roads, to be provided back to the EDRO. After tests in the laboratory, the vertical slice will be 28 moved to the experiment and will spy real data during normal data taking. Its development is divided into two stages.
29
During the first stage (the "baseline vertical slice") the EDRO will deliver the found roads from the AM board to the 30 CPU using the S-link connection. The roads will be received by the ATLAS DAQ by dedicated L2 CPUs and written 31 in the calibration data base. The remaining event processing will be completed by running the FTK track fitting sim-32 ulation on the collected data. This setup (see figure 1) is very similar to what already exists and should be enough to 33 develop the CPU software and the FPGA firmwares, to develop and test the integration in ATLAS, to discover early 34 possible technical problems and to provide a test stand where prototypes of the missing elements of the system can be 35 tested on real data. The size of the detector tower in the baseline configuration will be small, since we will use only a 36 single AM Board, with a limited associative memory bank size (see section 2).
38
In a second stage the vertical slice could grow again to cover a larger detector portion, to include a hardware 39 track fitter and to be used for real triggering in the experiment. This can happen only if the run before the year-long 40 shutdown to prepare the LHC for higher collision energy will be long enough to allow the full development of the first full-resolution silicon cluster data with the roads found by the AM to provide data to the GigaFitter.
45
The physics case for a possible early small demonstrator is under study. The most simple application would be the In the remainder of these proceedings, we report on the performances and structure of the "baby FTK", the first nucleus The setup of the existing baby FTK is described in figure 1 : the EDRO is equipped with the FTK Input Mezzanine 57 and connected with an AM board through the P3 connector. The system can receive hits from a PC or from the silicon
58
RODs through an S-link, but until now we have not used the S-link and we simply generate hits inside the FTK IM 59 or the EDRO board or the AM board. Hits can be read from a file and can be written by VME to an input FIFO that 60 is available inside each board. The FIFO output is disabled until the events have been completely loaded. When the 61 FIFO output is enabled the events are sent downstream at 40 MHz, the clock frequency of our system.
62
The EDRO also has the capability to generate loops of events with a small number of straight tracks. 
81
This is the very beginning of the FTK pipeline so it was useful to have this hardware early to connect it to the detector. motherboard. This step is very important in the FTK chain: optimal cluster finding will reduce the amount of data 88 transferred to the associative memory and it will decrease the amount of duplicate found roads, which might increase 89 the track fitting time if not correctly suppressed. The track fits are more precise if they use better cluster coordinates.
90
Different clustering algorithms are under study in the simulation for the pixel detectors. Up to now we did not use 91 the clustering in the baby FTK, but we simply used the FTK IM to inject cluster centroids in the system reading them 92 from disk and loading them by VME as described above. 
Tests results

147
The Vertical Slice is made of flexible and modular components, so there are various possible test setup configura-
148
tions to verify the correct behavior of the hardware and software in stand-alone tests and in the integrated environment.
149
The baby FTK is a simple setup described in figure 5b: the EDRO and the AM board are in the same crate, connected
150
by the P3 backplane, the EDRO board outputs data to an external PC. Figure 5a shows a photo of the crate and boards
151
we used for the first tests.
152
The EDRO board has the ability to generate very simple and repetitive events or to send a preloaded list of hits, which 153 has been described previously. To debug events that fail, the two boards provide circular memories called spybuffers 154 where a snapshot of the inputs and outputs is copied. We can freeze the spybuffers and read them through VME to 155 understand where the error happens.
156
This configuration has been used to test the connection between the two boards. We preloaded hits to scan every bit The size and shape of the detector region covered by the demonstrator will be chosen to favor the selected physics 176 case. We studied the size of a bank in a single barrel (|η| < 1) detector wedge 45
• large in the transverse plane. We 
185
We are studying a configuration with a tower 45
• large in φ and covering a reduced η region of |η| < 0.4. We expect it 186 will require a bank of about 600 kpatterns, that corresponds to a single prototype AM board for an efficiency of 90%.
187
The road size in this case has been reduced in the transverse plane and increased in the z direction to reduce further 188 the fake rate. We used a road size of 20 SCT strips (1.6 mm) and 144 pixels in z (the whole module). • wide in φ. Coverage and efficiency are computed over a sample of tracks (truth) generated within the acceptance of the pattern bank. The coverage is defined as the percentage of truth tracks with at least one matching pattern. The efficiency is defined as the percentage of truth tracks with at least one matching reconstructed track.
Conclusions
192
The road to build the FTK processor is long and requires many steps. The Vertical Slice is an essential step in this The "baby FTK" we built, the system made by EDRO + FTK IM + AM Board, is a first stage that will evolve into 196 the Vertical Slice. We have shown that the hardware for the "baby FTK" is built and stable. We have successfully per-
197
formed simple yet comprehensive tests for functionality, data integrity and stability at full speed. We have developed 198 all the necessary software tools for development, maintenance and control of our hardware, with enough flexibility to 199 evolve when the Vertical Slice demonstrator will be completed.
200
We have a plan for early installation inside the ATLAS TDAQ environment, as described in section 1, and plans for 201 future development toward the Vertical Slice demonstrator (section 5). We will start to move our hardware to CERN 202 as early as September 2011. Once the "baby FTK" is installed it will evolve in the more complex Vertical Slice 203 demonstrator and, depending on the LHC schedule, it is possible to contribute also to the physics program before the 204 completion of FTK. Some physics cases for which even a small FTK demonstrator might be interesting (primary ver-205 tex detection, slow ionizing particles selection) are under study. We are studying and producing pattern banks suited 206 for both development and physics studies purposes. 
